(1)
Kaharudin, K.; Salehuddin, F.; Zain, A.; A. Aziz, M. Implementation of Taguchi Method for Lower Drain Induced Barrier Lowering in Vertical Double Gate NMOS Device.
JTEC
2016
,
8
, 11-16.