(1)
Haron, N.; Darsono, A.; M.Isa, A. High Performance, Fault Tolerance Architecture for Reliable Hybrid Nanometric Memories. JTEC 2012, 4, 1-10.