H.R, A.; Byrareddy, C. R.; C. P, N. Design of an Efficient AXI-4 Protocol for High Speed SOC Applications on FPGA Platform. JTEC 2020, 12, 61-68.