Hashizume, M.; Shiraishi, Y.; Yotsuyanagi, H.; Yokoyama, H.; Tada, T.; Lu, S.-K. Electrical Test of Resistive and Capacitive Open Defects at Data Bus in 3D Memory IC. JTEC 2017, 9, 39-42.