[1]
Jali, M.H. 2015. Design of Gain Booster for Sample and Hold Stage of High Speed-Low Power Pipelined Analog-to-Digital Converter. Journal of Telecommunication, Electronic and Computer Engineering (JTEC). 5, 1 (Sep. 2015), 23–29.