Syafaah, L., Widianto, W., Yotsuyanagi, H. and Hashizume, M. 2017. Bi-directional of a Built-in Test Circuit for Interconnect Defects in Assembled PCBs. Journal of Telecommunication, Electronic and Computer Engineering (JTEC). 9, 1-3 (Mar. 2017), 31–34.