S. Rible, G., Sabate, M.C.I. and Hora, J.A. 2018. Low Power Design of MPPT Circuit Using Power Down System in 65nm CMOS Process. Journal of Telecommunication, Electronic and Computer Engineering (JTEC). 10, 1 (Jan. 2018), 45–50.