Haron, N., Darsono, A. and M.Isa, A. 2012. High Performance, Fault Tolerance Architecture for Reliable Hybrid Nanometric Memories. Journal of Telecommunication, Electronic and Computer Engineering (JTEC). 4, 2 (Dec. 2012), 1–10.