Ahmataku, H., Mohamaddan, S., Warren, E., Yusuf, M., Alias, A.A., Abdul Manas, N.H. and Kipli, K. 2018. Analysis of Gate Poly Delayering in SOI Wafer. Journal of Telecommunication, Electronic and Computer Engineering (JTEC). 10, 1-12 (Mar. 2018), 85–87.