Haron, N.Z., Mat Junos@Yunus, S.A. and Abdul Razak, A.H. 2009. Modeling and Simulation of Finite State Machine Memory Built-In Self Test Architecture for Embedded Memories. Journal of Telecommunication, Electronic and Computer Engineering (JTEC). 1, 1 (Dec. 2009), 77–82.