A Novel Parallel Hardware Architecture for Inter Motion Estimation in HEVC
Keywords:
H.265/HEVC, H.264/MPEG-4, FPGA, Motion Estimation (ME), Inter Motion Estimation (IME),Abstract
High Efficiency Video Coding (HEVC) standard, generated by ITU, can provide compression ratio twice more than current H.264/ MPEG-4. To date, only a few hardware have been implementated for Integer Motion Estimation (IME) to date. In this paper, a parallel hardware architecture for IME in HEVC encoder is proposed. This design uses Rot-WDiamond (RWD) algorithm to reduce computational load and parallelism to improve processing speed. Therefore, this design can reach 4K (4096×2160) video in real time at 60 frames per second (fps) and achieve the frequency of 125MHz.References
Sullivan, Gary J., Jens-Rainer Ohm, Woo-Jin Han, and Thomas Wiegand. "Overview of the high efficiency video coding (HEVC) standard." IEEE Transactions on circuits and systems for video technology 22, no. 12, pp. 1649-1668, 2012.
Zhao, Z. and Liang, P., "A statistical analysis of h. 264/avc fme mode reduction." IEEE transactions on circuits and systems for video technology 21, no. 1, pp. 53-61, 2011.
Vanne, J., Viitanen, M., Hamalainen, T.D. and Hallapuro, A.,
“Comparative Rate-Distortion-Complexity Analysis of HEVC and
AVC Video Codecs” IEEE Transactions on Circuits and Systems for
Video Technology 22, no. 12, pp. 1885-1898, 2012.
Nguyen, P., Tran, H., Nguyen, H., Nguyen, X.N., Vo, C., Nguyen, B., Ngo, V.D. and Nguyen, V.T. “Asymmetric diamond search pattern for motion estimation in HEVC,” In Communications and Electronics (ICCE), 2014 IEEE Fifth International Conference on, pp. 434-439, 2014.
Ye, X., Ding, D. and Yu, L., "A hardware-oriented IME algorithm and its implementation for HEVC," In Visual Communications and Image Processing Conference, 2014 IEEE, pp. 205-208, 2014.
Yuan, X., Jinsong, L., Liwei, G., Zhi, Z., and Teng, R. K. “A high performance VLSI architecture for integer motion estimation in HEVC”. In ASIC (ASICON), 2013 IEEE 10th International
Conference on, pp. 1-4, 2013.
Byun, J., Jung, Y., and Kim, J. “Design of integer motion estimator of HEVC for asymmetric motion-partitioning mode and 4K-UHD”. Electronics Letters, vol. 49, no. 18, pp. 1142-1143, 2013.
Vidyalekshmi, V. G., Yagain, D., and Rao, G..”Motion estimation block for HEVC encoder on FPGA”. In Recent Advances and Innovations in Engineering (ICRAIE), pp. 1-5, 2014.
Downloads
Published
How to Cite
Issue
Section
License
TRANSFER OF COPYRIGHT AGREEMENT
The manuscript is herewith submitted for publication in the Journal of Telecommunication, Electronic and Computer Engineering (JTEC). It has not been published before, and it is not under consideration for publication in any other journals. It contains no material that is scandalous, obscene, libelous or otherwise contrary to law. When the manuscript is accepted for publication, I, as the author, hereby agree to transfer to JTEC, all rights including those pertaining to electronic forms and transmissions, under existing copyright laws, except for the following, which the author(s) specifically retain(s):
- All proprietary right other than copyright, such as patent rights
- The right to make further copies of all or part of the published article for my use in classroom teaching
- The right to reuse all or part of this manuscript in a compilation of my own works or in a textbook of which I am the author; and
- The right to make copies of the published work for internal distribution within the institution that employs me
I agree that copies made under these circumstances will continue to carry the copyright notice that appears in the original published work. I agree to inform my co-authors, if any, of the above terms. I certify that I have obtained written permission for the use of text, tables, and/or illustrations from any copyrighted source(s), and I agree to supply such written permission(s) to JTEC upon request.