A Novel Parallel Hardware Architecture for Inter Motion Estimation in HEVC

Authors

  • Canh Dinh School of Electronics and Telecommunications, Hanoi University of Science and Technology, Hanoi, Vietnam.
  • Toan Nguyen School of Electronics and Telecommunications, Hanoi University of Science and Technology, Hanoi, Vietnam.
  • Cuong Pham School of Electronics and Telecommunications, Hanoi University of Science and Technology, Hanoi, Vietnam.
  • Phong Nguyen School of Electronics and Telecommunications, Hanoi University of Science and Technology, Hanoi, Vietnam.
  • Duc Duong School of Electronics and Telecommunications, Hanoi University of Science and Technology, Hanoi, Vietnam.
  • Ha Phung School of Electronics and Telecommunications, Hanoi University of Science and Technology, Hanoi, Vietnam.
  • Tien Pham School of Electronics and Telecommunications, Hanoi University of Science and Technology, Hanoi, Vietnam.
  • Thang Nguyen School of Electronics and Telecommunications, Hanoi University of Science and Technology, Hanoi, Vietnam.

Keywords:

H.265/HEVC, H.264/MPEG-4, FPGA, Motion Estimation (ME), Inter Motion Estimation (IME),

Abstract

High Efficiency Video Coding (HEVC) standard, generated by ITU, can provide compression ratio twice more than current H.264/ MPEG-4. To date, only a few hardware have been implementated for Integer Motion Estimation (IME) to date. In this paper, a parallel hardware architecture for IME in HEVC encoder is proposed. This design uses Rot-WDiamond (RWD) algorithm to reduce computational load and parallelism to improve processing speed. Therefore, this design can reach 4K (4096×2160) video in real time at 60 frames per second (fps) and achieve the frequency of 125MHz.

Downloads

Download data is not yet available.

Downloads

Published

2017-03-15

How to Cite

Dinh, C., Nguyen, T., Pham, C., Nguyen, P., Duong, D., Phung, H., Pham, T., & Nguyen, T. (2017). A Novel Parallel Hardware Architecture for Inter Motion Estimation in HEVC. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 9(1-3), 83–88. Retrieved from https://jtec.utem.edu.my/jtec/article/view/1749