

Modelling of 14NM Gate Length La₂O₃-based n-Type Mosfet

S. K. Mah^{1,2}, I. Ahmad², P. J. Ker², Noor Faizah Z. A.²

¹ Department of Electrical Engineering,
Faculty of Engineering,
Nilai University,

71800 Nilai, Negeri Sembilan, Malaysia.

² Centre for Micro and Nano Engineering (CeMNE),
Universiti Tenaga Nasional (UNITEN),
43009 Kajang, Selangor, Malaysia.
mahsiewkien@gmail.com

Abstract—Gate length shrinkage is still the widely used method in transistor downsizing. In view of this, the downsizing of Equivalent Oxide Thickness (EOT) is also of high importance as it is the main focus in the process. Therefore, various studies on Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) fabricated from high-k dielectric and metal gate have been reported till today. In this paper, a 14nm silicon based n-type MOSFET was virtually fabricated using Lanthanum Oxide (La₂O₃) on Titanium Silicide (TiSi₂). ATHENA and ATLAS modules from SILVACO were used for process and device simulation respectively. The results from this work show that the threshold voltage, V_{TH}, on-current, I_{ON} and off-current, I_{OFF} are 0.208397 V, 4.80048 x 10⁻⁵ A/μm and 1.00402 x 10⁻⁷ A/μm respectively. Furthermore, it is demonstrated that the development of high-k/metal gate MOSFET is a promising prospect for high performance nanoscale transistors.

Index Terms—14nm n-transistor; High-k Dielectric; Metal Gate; ATHENA; ATLAS.

I. INTRODUCTION

Information Technology has vastly changed the way we live ever since the beginning of industrial production of CMOS (Complementary Metal Oxide Semiconductor) in the 1960s. The need for increased speed and computing power of silicon microprocessors has led to the minimization of transistors in order to achieve higher transistor count and reduced chip size. The continuous improvement and downsizing of MOSFETS has encountered many technological challenges. As the size decreases, its efficiency drops as more heat dissipation occurs and leakage current of smaller transistors increases rapidly. The usage of silicon dioxide (SiO₂) gate oxide as the key material has been the main focus in the downscaling of the devices [1]. Continuous miniaturization of MOSFET over the decades has resulted in hitting the limitation of the physical thickness of SiO₂ with layers thinner than 2 nm having leakage current that is higher than the acceptable level. Reducing the tunneling effect and subthreshold leakage are vital as they are the major source of power consumption in high-performance processors. SiO₂ gate oxide thickness

reduction is getting more difficult as SiO₂ has lesser atoms for further downscaling. Therefore, current research effort has been concentrated on new materials, new device structures and nanofabrication techniques [2].

Alternative materials with permittivity and physical thickness higher than those of SiO₂ are interesting options for researchers. The alternative gate dielectric materials must have high dielectric constant, large band gap, high band offset to silicon, thermodynamic stability, good interface quality and process compatibility. High-k material is a good candidate to act as a gate insulator because of its large gate capacitance and gate leakage current suppression characteristics. However, the combination of high-k and polysilicon has high threshold voltage, thus various metal gates have been investigated to set the proper threshold voltage. In view of this, it is crucial for research to focus on new material which could potentially replace silicon technology with a matching metal gate in the near future of CMOS technology [3, 4].

A. Gate Dielectric Scaling

The transistor scaling principles described by Dennard [5] stated that a reduction of length, width and gate oxide thickness dimensions, doping concentration and voltage by a constant k produces transistors that are k^2 times smaller, k times faster and dissipates k^2 less power. Due to continuous downscaling, conventional MOSFETs face the challenges of having high off-current (I_{OFF}) due to short channel effects (SCEs) [6, 7]. Thinner gate oxide is used to suppress the SCEs. However, the trade-off of using thinner gate oxide is the increase in gate leakage current and tunneling effect [8, 9] which dampens transistor performance. Therefore, alternative materials for gate oxide have been investigated with the goal of finding a material that could increase the physical thickness without increasing the electrical oxide thickness. The term equivalent oxide thickness (EOT) indicates the SiO₂ physical thickness needed in order to have the same electrical characteristic as high-k material. The EOT is defined as:

$$t_{OX} = EOT = \left(\frac{3.9}{k} \right) t_{high-k} \quad (1)$$

The relationship between gate capacitance, C and oxide thickness is:

$$C = \frac{\epsilon_0 k A}{t_{OX}} \quad (2)$$

where ϵ_0 is the permittivity of free space, k is the relative dielectric constant, A is the area, t_{OX} is the SiO₂ oxide thickness and t_{high-k} is the physical thickness of high-k material. SiO₂ has a static dielectric constant of 3.9 [10]. From the equation, it can be deduced that high-k dielectric materials meet the gate oxide requirement. High-k dielectric materials allow the increase capacitance with reduced leakage current as the thicker layer is able to hold off gate voltages and has the required EOT. This enables the reduction in size of the transistors without sacrificing performance.

B. La₂O₃ as gate dielectric

Lanthanum oxide (La₂O₃) has been considered as one of the possible solutions for gate dielectric to reduce leakage current as it can achieve smaller EOT compare to using SiO₂. In addition, La₂O₃ has a high k value (about 27), relatively large band gap (5.8eV). The conduction band offset (2.3eV) on silicon is also higher than HfO₂ (1.4eV), the most-used high-k material in silicon-based electronics. Furthermore, La₂O₃ has a good thermal stability with silicon. In this research, La₂O₃ is chosen as the high-k dielectric while Titanium Silicide (TiSi₂) as gate material to prevent the existence of polysilicon depletion effect. TiSi₂ also has lower sheet resistance than polysilicon, ability to be self-aligned and is thermodynamically stable, which makes it a very interesting dielectric material for metal gate.

II. DESIGN AND SIMULATION

A planar 14nm n-type MOSFET was virtually fabricated using ATHENA module from SILVACO. The fabrication was performed on n-type phosphorus-doped silicon substrate with orientation of <100>. The silicon was exposed to dry oxygen to form SiO₂ thin oxide. Ion implantation was then performed using Boron at a dose of 3.75×10^{12} cm⁻² to form p-well. After implantation, the substrate was annealed at 900°C in nitrogen and then dry oxygen to assure an even distribution of boron atoms. Next was the process of forming Shallow Trench Isolator (STI) for the purpose of isolating neighbouring MOSFET transistors [11]. The thickness of the STI was 130Å. Then, the wafer underwent oxidization at 900°C for 25 minutes. Low pressure chemical vapour deposition (LPCVD) of silicon nitride was performed on top of STI oxide layer, followed by 1.0 µm photoresist deposition and then annealed at 900°C for 15 minutes. A sacrificial oxide layer was deposited and etched to relieve induced stresses and defects [12]. The next step was to deposit the high-k material, La₂O₃

with a thickness of 1.5nm. The high-k material was etched to the required thickness and adjusted to produce a 14nm gate length [13]. Since the threshold voltage was the main parameter for the MOSFET, it was precisely controlled by the boron implantation on the N-well active area. The energy of implantation in this step was 5 keV at a dose of 8×10^{11} cm⁻². The next process was metal gate deposition, where TiSi₂ was deposited on top of La₂O₃ with thickness of 5nm [3,12]. Then, Halo implantation was performed with Indium with a dosage of 6.9×10^{13} cm⁻² to control the Short-channel Effect (SCE) [12,14]. Next, sidewall spacers were formed to act as a mask for source-drain implantation. Both phosphorus and arsenic were used for the source-drain implantation. A dose of 1×10^{14} ions/cm² of arsenic followed by considerably less amount of phosphorus at a dose of 6.8×10^{11} ions/cm² were implanted to achieve the desired doping profile in the MOSFET. After that, a 0.3µm-thick Borophosphosilicate Glass (BPSG) was formed and referred to as pre metal dielectric (PMD) [15]. Then, annealing was done at 850°C for 20 minutes. It was followed by compensation implantation at a dose of 6.6×10^{13} ions/cm². Finally, metal interconnects for source and drain were formed. Aluminum was used as the metal contact in this final step. The completed n-type MOSFET was then characterized for its electrical properties using ATLAS to obtain the V_{TH} , I_{ON} and I_{OFF} . These values were then compared with ITRS 2013 prediction.

III. RESULTS AND DISCUSSION

The electrical characteristics of the 14nm n-type MOSFETs were verified using ATLAS. Figure 1 shows the cross-section of the NMOS design structure while Figure 2 presents the doping concentration profile where the source and drain are clearly defined.




Figure 1. Cross-section of 14nm NMOS structure




Figure 2. Profile of 14nm NMOS doping concentration




Figure 4. Subthreshold ID-VG curve

Figure 3 and Figure 4 show the electrical characteristic of the device simulated by ATLAS. Figure 3 presents the drain current, I_D versus gate voltage, V_G characteristics at drain voltage, V_D of 0.5V and 1.0V. Based on the graph, the V_{TH} is 0.208397 V. The V_{TH} value is found to be within the ITRS 2013 prediction. Figure 4 shows the sub-threshold I_D versus V_G at V_D of 0.5V and 1.0V. The NMOS has an I_{ON} of $4.80048 \times 10^{-5} \text{ A}/\mu\text{m}$ and I_{OFF} of $1.00402 \times 10^{-7} \text{ A}/\mu\text{m}$. Although the I_{ON} value is beyond the ITRS target, the results indicated that further research and optimization is needed to obtain better functionality and performance of the device. The comparison between the simulation results and ITRS prediction is depicted in Table 1. The results reported in this research will be optimized in future work.

Table 1. V_{TH} , I_{ON} and I_{OFF} Results for n-Type Transistor

Parameter	Simulation Result	ITRS Prediction
V_{TH}	0.208397 V	0.20079 V - 0.25921 V
I_{ON}	$4.80048 \times 10^{-5} \text{ A}/\mu\text{m}$	$1267 \times 10^{-6} \text{ A}/\mu\text{m}$
I_{OFF}	$1.00402 \times 10^{-7} \text{ A}/\mu\text{m}$	$100 \times 10^{-9} \text{ A}/\mu\text{m}$

IV. CONCLUSION

The design of 14nm n-type MOSFET using La_2O_3 as high-k and TiSi_2 as gate material was achieved in this research. As the V_{TH} , I_{ON} and I_{OFF} values are within ITRS 2013 prediction, it can be deduced that the device meets the expected performance. Since both results from simulation and prediction are comparable, this research can pave way for future improvements in high-k and metal gate.

ACKNOWLEDGMENT

The authors would like to express sincere gratitude to the Ministry of Higher Education (MOHE) and Centre for Micro and Nano Engineering (CeMNE) College of Engineering (COE), Universiti Tenaga Nasional (UNITEN) for the moral, facilities and support throughout the project.

REFERENCES

- [1] Weng, W.T., Lee, Y.J., Lin, H.C. & Huang, T.Y., "A comparison of plasma-induced damage on the reliability between high-k/metal-gate and SiO_2 /poly-gate complementary metal oxide semiconductor technology", *Solid-State Electronics*, vol. 54, pp.368-377, 2010.
- [2] Wong, H. & Iwai, H., "On the scaling issues and high-k replacement of ultrathin gate dielectrics for nanoscale MOS transistors", *Microelectronic Engineering*, vol.83, no.10, pp.1867-1904, 2006.
- [3] Robertson, J. & Wallace, R. M., "High-K materials and metal gates for CMOS applications", *Materials Science and Engineering: R: Reports*, vol.88, pp.1-41, 2015.




Figure 3. ID-VG curve

- [4] R. Chau *et al.*, "Advanced metal gate/high-k dielectric stacks for high performance CMOS transistors", *AVS 5th Int. Microelectronics Interfaces Conf.*, Santa Clara, CA, pp. 3–5, 2004.
- [5] R. H. Dennard, F. H. Gaensslen, H-N, Yu, V. L. Rideout, E. Bassous, and A. R. LeBlanc, "Design of ion-implanted MOSFET's with very small physical dimensions," *IEEE J.Solid-State Circuits*, vol. SC-9, pp. 256-268, 1974.
- [6] Fauziyah Salehuddin, Ibrahim Ahmad, Fazlee Hamid, Azami Zaharim, "Analyze and Optimize the Silicide Thickness in 45nm CMOS Technology using Taguchi Method", *IEEE-ICSE Proc.*, pp19-24, 2010.
- [7] H.A. Elgomati, B. Yeop Majlis, F. Salehuddin, I. Ahmad, A. Zaharim, "Cobalt Silicide and Titanium Silicide Effects on Nano Devices", *IEEE RSM Proc.*, pp.282-285, 2011.
- [8] Afifah Maheran A.H., Menon P.S., I. Ahmad, et al., "Scaling down of 32nm to 22nm Gate Length NMOS Transistor", *IEEE-ICSE Proc.*, pp.173-176, 2012.
- [9] Afifah Maheran A.H., Menon P.S., I. Ahmad, S. Shaari, H. A. Elgomati, F. Salehuddin, "Design and Optimization of 22 nm Gate Length High-k/Metal gate NMOS Transistor", *Journal of Physics: Conference Series*, vol. 431, 2013.
- [10] Copel M, Gribelyuk M, and Gusev E, Structure and stability of ultrathin zirconium oxide layers on Si(001), *Appl. Phys. Lett.*, vol.76(4), pp.436-238, 2000.
- [11] J. W. Sleight, I. Lauer, O. Dokumaci, D. M. Fried, D. Guo, B. Haran, S. Narasimha, C. Sheraw, D. Singh, M. Steigerwalt, X. Wang, P. Oldiges, D. Sadana, C. Y. Sung, W. Haensch, M. Khare, "Challenges and Opportunities for High Performance 32nm CMOS Technology", *IEDM Tech Digital*, pp697-700, 2006.
- [12] F. Salahuddin, I. Ahmad, F. A. Hamid and A. Zaharim, "Analyze and Optimize the Silicide Thickness in 45nm CMOS Technology using Taguchi Method", *ICSE Proc.*, pp.19-24, 2010.
- [13] Wong, H., B.L. Yang, K. Kakushima, P. Ahmed, H. Iwai, "Properties of CeOx/La₂O₃ gate dielectric and its effects on the MOS transistor characteristics", *18th International Vacuum Congress*, vol. 86, pp. 990-993, 2012.
- [14] H.A. Elgomati, B. Y. Majlis, I. Ahmad, F. Salehuddin, F. A. Hamid, A. Zaharim, T. Ziad Mohamad and P.R. Apte, "Investigation of the effect for 32nm PMOS Transistor and Optimizing Using Taguchi Method", *Asian Journal of Applied Science*, 2011.
- [15] Sarcona G.T., M. Stewart and M.K. Hatalis, "Polysilicon Thin Film Transistor Using Self-Aligned Cobalt and Nickel Silicide Source and Drain Contacts", *IEEE Electron Device Letters*, vol. 20, pp.332-334, 1999.